

FIG. 1A




Figure 1B






FIG 2A

C1-DE-L1-Y		E
A-DE-L1-Y	W	
C2-DE-TR-Y		E
		E
C1-SW-TR-YtoX		E
C2-SW-L2-YtoX		E
C1-SW-TR-XtoY		E
C2-SW-L2-XtoY		E
C2-DE-TR-X		
A-DE-L1-X	W	E
C1-DE-L1-X		E
C2		E
C1		
B	W	
A	E	

Scan Mode

System Mode  
&  
Test Mode

E = Enabled  
Clocks  
(for Figure 2A)

Figure 2B




FIG 3A

606150 336163

C1-DE-L1-Y				
A-DE-L1-Y				
C2-DE-TR-Y				
C1-SW-TR-YtoX				
C2-SW-L2-YtoX				
C1-SW-TR-XtoY				
C2-SW-L2-XtoY				
C2-DE-TR-X				
A-DE-L1-X				
C1-DE-L1-X				
C2				
C1				
B				
A				

Scan Mode  
And  
Test Mode


System Mode

clocks  
(for Figure 3A)

F = Enabled

Figure 3B

SCAN-IN



X to Y BIT SLICE 1  
(Fig 4c clock)

X to Y BIT SLICE 3  
(Fig 4c clock)

Y to X BIT SLICE  
(Fig 4d clock)

Y to X BIT SLICE  
(Fig 4d clock)

SCAN DIRECTION CONTROL  
MUX 465  
Fig 4A





C1-DE-L1-Y	X	E
A-DE-L1-Y	X	
C2-DE-TR-Y	Off	E
C1-SW-TR-YtoX	Off	E (a) <u>u-ouk</u>
C2orB-SW-L2-YtoX	On	E
C1-SW-TR-XtoY	E (B) <u>u-ouk</u>	E (a) <u>u-ouk</u>
C2orB-SW-L2-XtoY		E
C2-DE-TR-X	On	E
A-DE-L1-X	Off	E
C1-DE-L1-X		E
C2		E
C1	E	
B	E	
A	E	

Combined  
Scan Mode  
And  
Test Mode  
System Mode

Clocks for XtoY ~~Byte~~ transfer  
Figure 4C

# Combined Scan and Test Modes

# System Mode

	Combined Scan and Test Modes	System Mode
C1-DE-L1-Y	Off	E
A-DE-L1-Y	E	E
C2-DE-TR-Y	On	E
		E
C1-SW-TR-YtoX	On	E (C2 clock)
C2orB-SW-L2-YtoX	E (B clock)	E
C1-SW-TR-XtoY	Off	E (C2 clock)
C2orB-SW-L2-XtoY	X	
		E
C2-DE-TR-X	Off	
A-DE-L1-X	X	E
C1-DE-L1-X	X	E
C2		E
C1	E	
B	E	
A	E	

Clocks for XtoY ~~transfer~~ transfer  
Figure 4D






Figure 501

# Half Swapper

(figure 6)




# Driving Entity (figure 7)



# Half Swapper (figure 8)


Feedback Inverter  
for latching  
804fb



L2 Latch muxxing Function  
(C2 clock)


Combined latch feedback and tristate driver  
(C1 clock)

# Driving Entity (figure 9)



970-1 L1 Latch Muxing function (c1 clock) Combined latch feedback and tristate driver (c2 clock)



[illegible]




Figure 11





Figure 12

66350 FFE60  
Figure 13

# System Clocks for the Driving Entities

(normal operation, = 0) (approx. power level = ~~3~~ driving entities)




(c1-L1-Latch)  
Figure 15

(c2-Tri-state-Driver)  
Figure 15

# Clocks for the full Swappers

~~(approx. power level= 32Xfullswappers)~~






Figure 15

The above understood  
and witnessed by

Date

and  
by

Date